Date: 2018-01-30 04:50 (UTC)
x86128: (Default)
From: [personal profile] x86128
Почему это вылезло только на этапе Implementation и не вылезло на этапе симуляции RTL при прогоне тестов? Это особенность Verilog?
This account has disabled anonymous posting.
If you don't have an account you can create one now.
HTML doesn't work in the subject.
More info about formatting

If you are unable to use this captcha for any reason, please contact us by email at support@dreamwidth.org

 
Notice: This account is set to log the IP addresses of everyone who comments.
Links will be displayed as unclickable URLs to help prevent spam.